

N-Channel 40 V (D-S) Super Junction MOSFET

PRODUCT SUMMARY			
V _{DS} (V)	R _{DS(on)} (mΩ)(Typ.)	I _D (A) ^a	Q _g (Typ.)
40	4 at V _{GS} = 10 V	80	17 nC
	5.2 at V _{GS} = 4.5 V		

FEATURES

- DT-SJ Power MOSFET
- 100 % R_g and UIS tested
- Extremely Low R_{DS(ON)}





RoHS
COMPLIANT

APPLICATIONS

- Synchronous Rectification
- Motor Drives and Uninterruptible Power Supplies

DFN5X6-8L Pin Configuration



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwise noted)			
PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V _{DS}	40	V
Gate-Source Voltage	V _{GS}	± 20	
Continuous Drain Current (T _J = 175 °C)	I _D	T _C = 25 °C	80
		T _C = 100 °C	54
Pulsed Drain Current	I _{DM}	320	A
Single Avalanche Energy ^a	E _{AS}	L = 0.5 mH	275
Maximum Power Dissipation	P _D	T _C = 25 °C	60 ^{b,c}
		T _C = 100 °C	30 ^{b,c}
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +175	°C
Soldering Recommendations (Peak Temperature)		260	

THERMAL RESISTANCE RATINGS			
PARAMETER	SYMBOL	LIMIT	UNIT
Junction-to-Ambient (PCB Mount) ^{b,d}	R _{thJA}	24.6	°C/W
Junction-to-Case (Drain)	R _{thJC}	2.5	

Notes:

- T_C = 25 °C.
- Surface mounted on 1" x 1" FR4 board.
- t = 10 s.
- Maximum under steady state conditions is 40 °C/W.


SPECIFICATIONS ($T_J = 25\text{ }^\circ\text{C}$, unless otherwise noted)						
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0, I_D = 250\text{ }\mu\text{A}$	40			V
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	1		3	V
Gate-Source Leakage	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40\text{ V}, V_{GS} = 0\text{ V}$			1	μA
		$V_{DS} = 32\text{ V}, V_{GS} = 0\text{ V}, T_J = 55\text{ }^\circ\text{C}$			10	
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} \geq 5\text{ V}, V_{GS} = 10\text{ V}$	80			A
Drain-Source On-State Resistance ^a	$R_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 20\text{ A}$		4	4.8	m Ω
		$V_{GS} = 4.5\text{ V}, I_D = 20\text{ A}$		5.2	6.5	
Forward Transconductance ^a	g_{fs}	$V_{DS} = 4.5\text{ V}, I_D = 20\text{ A}$		75		S
Dynamic^b						
Input Capacitance	C_{iss}	$V_{DS} = 20\text{ V}, V_{GS} = 0\text{ V}, f = 1\text{ MHz}$		1030		pF
Output Capacitance	C_{oss}			580		
Reverse Transfer Capacitance	C_{rss}			20		
Total Gate Charge	Q_g	$V_{DS} = 20\text{ V}, V_{GS} = 10\text{ V}, I_D = 20\text{ A}$		17		nC
Gate-Source Charge	Q_{gs}			2		
Gate-Drain Charge	Q_{gd}			2.6		
Gate Resistance	R_g	$f = 1\text{ MHz}$		2.5		Ω
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 20\text{ V}, R_L = 1\text{ }\Omega$ $I_D \cong 20\text{ A}, V_{GEN} = 10\text{ V}, R_g = 3\text{ }\Omega$		22		ns
Rise Time	t_r			15		
Turn-Off Delay Time	$t_{d(off)}$			45		
Fall Time	t_f			18		
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I_S	$T_C = 25\text{ }^\circ\text{C}$			80	A
Pulse Diode Forward Current (100 μs)	I_{SM}				320	
Body Diode Voltage	V_{SD}	$I_S = 1\text{ A}$			1.2	V
Body Diode Reverse Recovery Time	t_{rr}	$I_F = 20\text{ A}, dI/dt = 100\text{ A}/\mu\text{s}, T_J = 25\text{ }^\circ\text{C}$		25		ns
Body Diode Reverse Recovery Charge	Q_{rr}				58	

Notes:


- a. Pulse test; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$.
 b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Drain to Source Voltage Output Characteristics




Gate to Source Voltage Transfer Characteristics




Gate to Source Voltage Drain to Source Resistance vs. Gate to Source Voltage



Drain Current Drain to Source Resistance vs. Drain Current








Source to Drain Voltage Body Diode Forward Characteristics



Drain to Source Voltage Capacitances

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Din-Tek Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Din-Tek"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Din-Tek makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Din-Tek disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Din-Tek's knowledge of typical requirements that are often placed on Din-Tek products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Din-Tek's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Din-Tek products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Din-Tek product could result in personal injury or death. Customers using or selling Din-Tek products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Din-Tek personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Din-Tek. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Din-Tek Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Din-Tek documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Din-Tek Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Din-Tek documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.